Heterogeneous Integration of Epitaxial Nanostructures: Strategies and Application Drivers

Chui, C. O. and Shin, K. S. and Kina, J. and Shih, K. H. and Narayanan, P. and Moritz, C. A.. (2012) Heterogeneous Integration of Epitaxial Nanostructures: Strategies and Application Drivers. Nanoepitaxy: Materials and Devices IV. 84670R-84670R.

Full text not available from this repository.


In order to sustain the historic progress in information processing, transmission, and storage, concurrent integration of heterogeneous functionality and materials with fine granularity is clearly imperative for the best connectivity, system performance, and density metrics. In this paper, we review recent developments in heterogeneous integration of epitaxial nanostructures for their applications toward our envisioned device-level heterogeneity using computing nanofabrics. We first identify the unmet need for heterogeneous integration in modern nanoelectronics and review state-of-the-art assembly approaches for nanoscale computing fabrics. We also discuss the novel circuit application driver, known as Nanoscale Application Specific Integrated Circuits (NASICs), which promises an overall performance-power-density advantage over CMOS and embeds built-in defect and parameter variation resilience. At the device-level, we propose an innovative cross-nanowire field-effect transistor (xnwFET) structure that simultaneously offers high performance, low parasitics, good electrostatic control, ease-of-manufacturability, and resilience to process variation. In addition, we specify technology requirements for heterogeneous integration and present two wafer-scale strategies. The first strategy is based on ex situ assembly and stamping transfer of pre-synthesized epitaxial nanostructures that allows tight control over key nanofabric parameters. The second strategy is based on lithographic definition of epitaxial nanostructures on native substrates followed by their stamping transfer using VLSI foundry processes. Finally, we demonstrate the successful concurrent heterogeneous co-integration of silicon and III-V compound semiconductor epitaxial nanowire arrays onto the same hosting substrate over large area, at multiple locations, with fine granularity, close proximity and high yield.

Item Type: Article
Additional Information: 10.1117/12.970438
Collections: Nanomanufacturing Research Collection > Nanomanufacturing Nanoscale Science and Engineering Centers > Center for Hierarchical Manufacturing
Depositing User: Robert Stevens
Date Deposited: 26 Mar 2014
Last Modified: 26 Mar 2014 19:43
URI: http://eprints.internano.org/id/eprint/2037

Actions (login required)

View Item View Item