

Design, Fabrication, Assembly and Characterization of a SWNT Switch for Non-volatile Memory Applications

Sivasubramanian Somu, Taehoon Kim, Peter Ryan, Luciano Silvestri, Ahmed Busnaina, Nick McGruer & George Adams



Center for High-rate
Nanomanufacturing



Northeastern
U N I V E R S I T Y

Director: Ahmed Busnaina, NEU

Deputy Director: Joey Mead, UML, Associate Directors: Carol Barry, UML;

Nick McGruer, NEU; Glen Miller, UNH; Jacqueline Isaacs, NEU


6/24/2010

Outline

- State of Art
- Bi-stable Switch-Principle of Operation
- Fabrication
- Directed Assembly
- Actuation
- Product Attributes
- Summary

Beyond the ITRS Road map?

Transistor Scaling and Research Roadmap



CMOS Scale Limits and Power Considerations

CMOS is projected to be with us for the next 15 years.

Theoretical¹ parameters at $T=T_{\text{room}}$

characteristic dimension of 1.5 nm,

switching energy of 0.017 eV

switching speed of 0.04 pico sec.


Theoretical¹ results:

1% duty cycle &

1% active transistors

Heat generated is $\sim 370\text{W}/\text{cm}^2$

1. Zhirnov, V., et. al., Proceedings IEEE, Nov. 2003



Nanoelectronics Challenges Examples of Non-Charge Based Switches

Novel Devices *What are we looking for?*

- Required characteristics:
 - Scalability
 - Performance
 - Energy efficiency
 - Gain
 - Operational reliability
 - Room temp. operation
- Preferred approach:
 - CMOS process compatibility
 - CMOS architectural compatibility




Alternative state variables

- Spin–electron, nuclear, photon
- Phase
- Quantum state
- Magnetic flux quanta
- **Mechanical deformation**
- Dipole orientation
- Molecular state




NEMS-Non volatile Design

NRAM




- Product (2004)
- SWNT Fabric
- Spin coated (Room Temperature)



$$V_{\text{Read}} < 1.5 \text{ V}; R_{\text{ON}}/R_{\text{OFF}} \sim 10^5$$

Double Nanotube



- Concept (2000)
- Two single SWNT

Expected

$$V_{\text{Read}} < 100 \text{ mV};$$

$$R_{\text{ON}}/R_{\text{OFF}} \sim 10^5$$

NEMS → Memory & Embedded Applications.



Center for High-rate
Nanomanufacturing


NEMS-Principle of operation

NRAM

WRITE

$$V_{\text{write}} = 7V,$$


Closed Circuit $\rightarrow R_{\text{Low}}$
van der Waals attraction,



ERASE:

$$V_{\text{Erase}} = 30V$$

Open Circuit $\rightarrow R_{\text{High}}$




•Memory Element

DOUBLE NANOTUBE

WRITE

$$V_{\text{write}} = 4.5V,$$


Closed Circuit $\rightarrow R_{\text{Low}}$
van der Waals attraction,



ERASE:

$$V_{\text{Erase}} = 20V$$

Open Circuit $\rightarrow R_{\text{High}}$




•Memory Element


NEMS-Volatile Design

Vertical Nanotubes

SAMSUNG




- Research Prototype 2005
- Capacitive based
- MWNT Pillars
- CVD grown (High Temperature)




$$V_{\text{switch}} \sim 4.5\text{V}$$

$$I_{\text{ON}}/I_{\text{OFF}} \sim 10^5$$

Cantilever



- Research Prototype 2004
- Resistive based
- MWNT
- Spin coated & CVD growth



$$V_{\text{switch}} \sim 22.5\text{V}$$

$$I_{\text{ON}}/I_{\text{OFF}} \sim 10^4$$

NEMS → Embedded Applications. → Expected to replace DRAM



Center for High-rate
Nanomanufacturing

NEMS-Principle of operation


Vertical Nanoswitch :

Write:

Apply 0.1V to Drain; Apply gate voltage to the 4.5V
→CNT of Drain begins to bend and contacts the source
→Capacitor gets charged

Erase:

Removal of gate voltage → Repulsive electrostatic force
Drain nanotube springs back. → Capacitor Discharges




Write

NEMS Cantilever


Write:

22V, tunneling current, 0.7nm gap





Erase

<2V, open circuit 100nm gap



NEMS – State of the Art



Large ~30nm MWNT



Only 3 Sweeps!

S. N. Cha, J. E. Jang, Y. Choi, G. A. J. Amaratunga, D. J. Kang, D. G. Hasko, J. E. Jung, and J. M. Kim, "Fabrication of a nanoelectromechanical switch using a suspended carbon nanotube," *Applied Physics Letters*, vol. 86, p. 083105, 2005.



Serial Process SWNT



Only 3 Sweeps!

A. B. Kaul, E. W. Wong, L. Epp, and B. D. Hunt, "Electromechanical carbon nanotube switches for high-frequency applications," *Nano Lett*, vol. 6, pp. 942-947, 2006.



Huge 70nm MWNTs



1 micron

J. Jang, S. Cha, Y. Choi, G. Amaratunga, D. Kang, D. Hasko, J. Jung, and J. Kim, "Nanoelectromechanical switches with vertically aligned carbon nanotubes," *Applied Physics Letters*, vol. 87, p. 163114, 2005.

Matt of SWNTs



50 million Cycles!

~10ns Response Time


R. F. Smith, T. Rueckes, S. Konsek, J. W. Ward, D. K. Brock, and B. M. Segal, "Carbon nanotube based memory development and testing," 2007, pp. 1-5.




Bistable Nano Electromechanical Switch

Bistable SWNT Nanoswitch


Schematic diagram



Switch array schematic



Top View of fabricated device




Advantages:

- Non charge based device
- Non volatile
- Minimal fabrication steps
- Operational frequency in terahertz
- Stand alone RS flip Flop
- Radiation hard
- Very robust.
- Switching at the same voltage

Principle of Operation


State I



(a)

Non Volatility


State II



(b)

Non Volatility

Template Fabrication



Directed assembly of SWNT

Dielectrophoretic Assembly of SWNTs

❖ Dielectrophoretic force (F_{DEP})

$$F_{\text{DEP}} = \frac{\pi}{6} r^2 l \epsilon_m \text{Re}\{K(\omega)\} \nabla E_{\text{rms}}^2$$


$$K(\omega) = \left(\frac{\epsilon_p^* - \epsilon_m^*}{\epsilon_m^*} \right)$$

l : Length of rod-like particle, r : Radius of rod-like particle


ϵ_m : Real permittivity of suspending medium

E_{rms} : Root mean square (rms) of the electric field

$K(\omega)$: Clausius-Mosotti factor




- ◆ DEP force strongly depends on the electric field gradient, ΔE_{rms} .



Dielectrophoretic Assembly of SWNTs





❖ Conventional Dielectrophoretic Assembly Process of CNT



- ✓ **Changed the electrode configuration.**
- ✓ **Introduced a phase shifter at the ground electrode with the potential being opposite in phase with that of the phase electrode.**
- ✓ **Drying a drop of CNT solution by employing stream line of N_2 .**

Dielectrophoretic Assembly of SWNTs

❖ Modifications of Assembly Process of CNT



Simulation

Changes of the electrode configuration:


(a) initial

(b) transition

(c) final

Dielectrophoretic Assembly of SWNTs


❖ Modifications of Assembly Process of CNT



Results of introducing a phase shifter at the ground electrode (electrode-B) being opposite in phase with that of the phase electrode (electrode-A)


Dielectrophoretic Assembly of SWNTs

❖ Modified Dielectrophoretic Assembly Process of CNT




Dielectrophoretic Assembly of SWNTs

Problem: For a shallow trench during drying process the surface tension of the liquid (water) pulls in the SWNT into the trench causing short circuited.




Solution:

Use a Critical point Dryer (CPD).



❖ Critical Point Dryer



- ✓ To make CNTs suspended above trenches
- ✓ Dry process at critical point in CO₂ phase diagram
- ✓ No phase transition



Actuation Preliminary Results


Actuation in Ambient Conditions

Top view SEM **prior** to testing in lab air



Top view SEM **after** testing in lab air


80 Degree SEM **after** testing
in lab air



- ➔ Organic contamination build up
- ➔ Device needed to be tested in Nitrogen enviro



Actuation Schematic



Product Attributes

Product Attributes

Bit density: Current Status (Concept; Prototype; Production)

	NRAM	Bistable Nanoswitch	Cantilever	Vertical Nanoswitch	Double Nanotube*	NAND Flash
Feature Size	180nm	180nm	500nm	No Data	10nm	40nm
Factor	6F ²	12F ²	6F ²	No data	6F ²	4F ²
Cell Size	0.19μm ²	0.38μm ²	1.5μm ²	No data	0.0006μm ²	0.0064μm ²
Storage density	3.09Gb/in ²	1.55Gb/in ²	0.6Gb/in ²	2.5Gb/in ²	1000Gb/in ²	62.9Gb/in ²

→ Cell factor remains same with scaling down * → Has never been fabricated (estimated values)

Power Consumption

Energy/ Power	NRAM	Bi stable	Cantilever	Vertical Nanoswitch	Double Nanotube*	NAND Flash
Read	1.5fJ/ 0.15 μW	1.5fJ/ 0.15 μW	0.25fJ/ 0.025μW	1zJ-0.16fJ/ 1pW-0.1μW	1.5fJ/ 0.15 μW	0.165nJ/ 3300 μW
Write	7fJ/ 0.7μW	4.5fJ/ 0.45μW	2.3fJ/ 0.23 μW	7.2fJ/ 4.5 μW	4.5fJ/ 0.45μm	1.87nJ/ 2 μW
Erase	30fJ/ 3 μW	4.5fJ/ 0.15 μW	2zJ/ 0.2pW	160zJ/ 1pW	20fJ/ 2 μW	0.33nJ/ 3.3 μW

→ Power decreases non-linearly with scaling down * → Estimated values

Product Attributes

Read, Write, Erase Time

→ High speed, faster than flash and comparable to SRAM

→ Speed increases non linearly with scaling down

→ Non destructive read (No rewrite)



NAND write and erase is in Pages and Blocks

Speed	NRAM	Bistable	Cantilever	Vertical Nanoswitch	Double Nanotube*	NAND Flash
Read	10ns	10ns	1-10ns	1.3ns-16ns	0.01ns	30μs/4224bits
Write	10ns	10ns	1-10ns	1.3ns-16ns	0.01ns	200μs/4224bits
Erase	10ns	10ns	1-10ns	1.3ns-16ns	0.01ns	2ms/135168bits

* → Have never been fabricated (estimated values)

Endurance

- Devices have cycled $\sim 5 \times 10^7$ for Write/Erase and $\sim 1.5 \times 10^8$ Read with no failure issues.
- Others devices are expected to have similar endurance.



Flash endurance is only 10^5 cycles

Summary

- Have fabricated a Bi-stable switch for memory and logic application
- Employed a modified Dielectrophoresis process for assembly of SWNTs
- Switch actuation showed that the switch is nonvolatile
- Switch actuation showed that the switch is indeed bi-stable
- Switch actuation is carried out at low voltage ($\sim 5\text{V}$)