Reconfigurable Nanowire Fabric for Computation: Simulations and Experimental Prototyping

Moritz, Csaba Andras. (2012) Reconfigurable Nanowire Fabric for Computation: Simulations and Experimental Prototyping. Center for Hierarchical Manufacturing. (Unpublished)

[img]
Preview
Text
UMass_Amherst_NSEC_1025020_Moritz_NASIC_Nanowire Fabric.pdf

Download (121kB) | Preview

Abstract

The Reconfigurable Nanowire Fabric is targeted as a scalable alternative to CMOS FPGAs. Logic and memory functionalities can be mapped on to programmable nanowire arrays with reconfigurable cross-nanowire field effect transistor (xnwFETs) crosspoints. Design choices across device, circuit and architecture level are geared towards reducing manufacturing requirements – junctionless xnwFET devices eliminate the need for stringent control of doping profile, regular arrays with limited customization imply mitigated overlay precision requirements, novel circuit styles eliminate the need for arbitrary fine-grain sizing, doping and routing. Furthermore, this fabric uses a fine-grain device-level reconfiguration approach that could have an order-of-magnitude area/power/performance improvement vs. conventional schemes.

Item Type: Other
InterNano Taxonomy: Nanoscale Objects and Nanostructured Materials > Nanowires
Collections: Nanomanufacturing Research Collection > Nanomanufacturing Nanoscale Science and Engineering Centers > Center for Hierarchical Manufacturing
Depositing User: Jessica Adamick
Date Deposited: 22 Feb 2013 16:28
Last Modified: 22 Feb 2013 16:28
URI: http://eprints.internano.org/id/eprint/1902

Actions (login required)

View Item View Item